IEEE International Midwest Symposium on Circuits and Systems
MWSCAS Student Paper Contest
Home
Steering Committee
Past Symposiums
Future Symposiums
Best Paper Award
Student Paper Contest
Meeting Minutes
Contact Us
Year

Year

Place

Authors

Affiliation

Title

1997

1

C.E. Savin, M.O. Ahmad, M.N.S. Swamy

Concordia University Montreal Canada

A General Framework for the Design of Stack Filters using the Lp Norm Objective Function

 

2

Wolfgan Himmelbauer  and Andreas G. Andreou

Johns Hopkins University

Masic Log-Domain Circuits in Subthreshold MOS

 

3

Jasbir S. Takhar, Daphne J. Gilbert, Sheffield Hallam

University of Sheffield Hallam University UK

The Derivation of Minimal Test Sets for Combinational Logic Circuits Using Genetic Algorithms

1998

1

Klemens Letsch and R. Matzner

Universitaet der Bunderswehr, Munich Germany

On the Construction of a Random Process with Given Power Spectrum and Probability Density Function

 

2

Arm G. Wassal and M.A. Hasan

University of Waterloo

A VLSI Switch Architecture for Broadband Satellite Networks

1999

1

Per Lowenborg, Hakan Johansson and Lars Wanhammar

Linkoping University

Sweden

A Class of Two-Channel Hybrid Analog/Digital Filter Banks

 

2

Ahmed Shams and Magdy Bayoumi

University of Southwestern Louisiana

A Framework for Performance Evaluation of 1-bit Full Adder Cells

 

3

Tuna B. Tarim, Mohammed Ismail and H. Hakan Kuntman

Istanbul University and Ohio State University

Statistical Desing of the Four-MOSFET Structure

2000

1-A

Alyssa Apsel and Andreas Andreau

John Hopkins University

Quality of Data Reconstruction Using Stochastic Encoding and an Integrating Receiver

 

1-B

Ahmed H. Mostafa, Mourad N. El-Gamal and Ramez A. Rafla

McGill University

CMOS 5-10 GHZ Oscillators for Low Voltage RF Applications

 

2-A

H. Aboushady, Y. Dumonteix, M.M. Louerat and H. Mehrez

Universite Paris VI

Efficient Polyphase Decomposition of Comb Decimation Filters in Analog-to-Digital Converters

 

2-B

Lin Cong and William C. Black

Iowa State University

A New Charge Redistribution D/A and A/D converter Technique -- Psuedo C-2C Ladder

 

3-A

Warren J. Gross, Vincent C. Gaudet and P. Glenn Gulak

University of Toronto

A VLSI Architecture or Soft-Output PR4 Detection

 

3-A

Riku Uusikartano and Jarkko Niitylahti

Tampere University of Technology

A Digital Frequency Synthesizer for a 2.4 GHZ Fast Frequency Hopping Transceiver

 

3-B

Roman Genov and Gert Cauwenberghs

John Hopkins University

Gharge-Mode Parallel Architecture for Matrix-Vector Multiplication

 

3-B

Ko-Chi Kuo and Adriau Leucim

SUNY at Stony Brook

A Novel Linear Tunable MOS Transconductor

2001

1

Afshin Rezayee and Ken Martin

University of Toronto

A COUPLED TWO-STAGE RING OSCILLATOR

 

2

Khurran Waheed and Fahti Salam

Michigan State University

A MIXED MODE NEURO-VLSI CHIP FOR HIGH SPEED APPLICATIONS

 

3

Gazi A. Al-Rawi

Stanford

EXPLOITING BONDWIRE PARASITIC IMPEDANCE IN THE DESIGN OF A 1.6GHZ NARROW-BAND CMOS LOW NOISE AMPLIFIER

2002

1

Mourad El-Gamal and Tommy Tsang

McGill University

Micro-Electromechanical Variable Capacitors for RF Applications

 

1

Anthony Long, Jingshi Yao, and Stephen Long

University of California, Santa Barbara

A 13W Current Mode Class D High Efficiency 1 GHz Power Amplifier

 

2

Sebastian Magierowski and Stefan Zukotynski

University of Toronto

Nonlinear Analysis of CMOS LC-Tuned VCO Phase Noise

 

3

Omar Elkeelany and G. Chaudhry

University Missouri

A Prototype of WideBand/Ethernet Bridge Using WEMAC

 

4

Biju Mullul Veedu and M.A. Soderstrand

Oklahoma State University

Simple Adaptive Heterodyne Filter

 

4

Chuang Zhang, Ashok Srivastava, and Pratul Ajmera

Louisiana State University

A 0.8V Ultra-low Power CMOS Operational Amplifier Design

 

4

Zhangwen Tang and Hao Min

Fudan University

High-Performance All-Digital Quadrature Frequency Synthesizer/Mixer

2003

 

 

 

 

2004

1

Muhammad Akhtar

Tohoku University, Japan

Modified-Filtered-x LMS Algorithm Based
                           Active Noise Control System with Improved Online Secondary-Path
                           Modeling

 

2

Weng-Ieng Mok

University of Macao, China

Modeling of Noise Sources in Reference Voltage Generator for Very-High-Speed Pipelined ADC

 

2

Yua-Jue Chuang

National Taiwan University, Taiwan

General Splitting and Merging of 2-D DCT in the DCT Domain

2005

 1

 Flavio Carbognani

 ETH Zurich

A 2.7-UW/MHZ TRANSMISSION-GATE-BASED 16-BIT MULTIPLIER FOR DIGITAL HEARING AIDS

 

2

Peter Singerl

Technical University Graz

A LOW-RATE IDENTIFICATION METHOD FOR DIGITAL PREDISTORTERS BASED ON VOLTERRA KERNEL
                           INTERPOLATION

 

3

Hemal Shah

Oakland University

NOVEL USAGE OF WAVELETS AS BASIS IN RDNN FOR TELECOMMUNICATION APPLICATIONS

2006

1

Henning Ehm, Liu Yang and Jiguang Yue

Tongji University

Time Domain Phase Noise Synthesis for System Simulation

 

2

Moataz Abdelwahab and Wasfy Mikhael

University of Central Florida

Recognition of Noisy Facial Images Employing Transform - Domain Two-Dimensional Principal Component Analysis

 

3

Albert Saiz-Vela, Pere Miribel-Catala, Jordi Colomer, Manel Puig-Vidal and Josep Samitier

University of Barcelona

Low-Power High-Voltage Non-Overlapping Clock Generators for Switched-Capacitor Step-Up DC-DC Converters

2007

1

 Behzad Mesgarzadeh

Linkoping University - Sweden

Low-Power Bufferless Resonant Clock Distribution Networks

 

2

Matthias Keller

University of 

Freiburg - Germany

Systematic Approach to the synthesis of Continuous-Time 
Cascaded Sigma-Delta Modulators

 

3

Pukar Malla

Cornell 
University - USA
A Digitally-Enhanced 2-0 Delta-Sigma ADC

2008

1

Abhay Vasudev and Jiang Zhe

University of Akron
An Electrowetting Based Microgripper

 

2

Qiuning Chen, Kamal El-Sankary, Ezz El-Masry

Dalhousie University
A UHF Continuous-Time Current-Mode Band-Pass Delta Sigma Modulator Based on Active Inductor

 

3

Christy M. Bogard, Benjamin Arazi and Eric C. Rouchka

University of Louisville
Toward DNA-Based Security Circuitry: First Step – Random Number Generation

2009

1

Rajdeep Bondade, Dongsheng Ma

University of Arizona
A DLL Regulated SIMO Power Converter for DVS-Enabled Power-Aware VLSI Systems

 

2

Christine Leuer

Ruhr University Bochum Germany
Systematic Derivation of Reference Circuits for Wave Digital Modeling of Passive Linear Partial
                           Differential Equations

 

3

Juan Zeng, Valencia Joyner, Jun Liao, Shanging Deng, Zhauran Huang

Tufts University
A 55 Gb/s 7-Channel Current-Mode Imaging Receiver Front-End for Free-Space Optical MIMO