No.

Year

Year Presented

Author(s)

Title

20^th

1977

1978

W. Kenneth Jenkins

Techniques for High-Precision Digital Filtering with Multiple Microprocessors

21^st

1978

1979

Sung Mo Kang

An Efficient Design of Large-Scale Communication Networks with a Decomposition Technique

22^nd

1979

1980

?

If you know the winner, Please email title to soderstrand@ieee.org

23^rd

1980

1981

Clement F. Lee and W. Kenneth Jenkins

Switched-capacitor circuit analysis based on modified nodal analysis

24^th

1981

1982

?

If you know the winner, please email soderstrand@ieee.org

25^th

1982

1983

Ann Miller Millman

An Application of Computer Graphics to Combat Vehicle Design

26^th

1983

1984

Byeong G.  Lee and Alan Wilson

All Two-Transistor Circuits Possess at Most Three DC Equilibrium Points

27^th

1984

1985

C.S. Gargour, B. Nowrouzian and V. Ramachandran

Design Biquadratic Stray Insensitive Switched Capacitor Filters Using Unit Delays and Finite Gain Amplifiers as Basic Building Blocks

M. Odyniec and L.O. Chuo

Synchronization in Nonlinear Circuits

A.A. Sakia and E.I. El-Masry

Generation of Equivalent Canonical Digital Filters

28^th

1985

1986

G.M Wierzba and J.V. Svobada

A Comparison of Circuits Generated by Op-Amp Relocation

29^th

1986

1987

H.T. Young and K.S. Chao

A Hight-Resolution Twin-Resistor A/D Conversion Technique

30^th

1987

1988

?

If you know the winner, please email soderstrand@ieee.org

31^st

1988

1989

Allen Yi-Jen Chan and C.Y. Roger Chen

A-Algorithm -- A New Algorithm for Automatic Test Pattern Generation

32^nd

1989

1990

Moncef Gabborig and Edward J. Coyle

Design of Stack Filters with Structural Constrints Under the MRE Criterion

33^rd

1990

1991

Hiroyuki Wasaki and Yoshihiko Morio

A Localized Learning Rule for Analog VLSI Implementation of Neural Networks

34^th

1991

1992

Russ Duren and Behrouz Peikari

A New Neural Network Architecture for Rationally Invariant Object Recognition

35^th

1992

1993

Axel Thomson and Martin M. Booke

A Temperature Stable Current Reference Source with Programmable Output

36^th

1993

1994

Kaining Wang and Anthony N. Michel

Stability of Dynamical Systems Determined by Differential Inequalities with Applications to Nonlinear Circuits

37^th

1994

1995

Andreas Andreou and Kwabena Doahen

A 48,000 Pixel 580,000 Transistor Silicon Retina in Current-Mode Subthreshold CMOS

Shomit M. Ghosh and Wafsy B. Mikhael

Comparative Evaluations of 2-D Predictor Implementations for Lossless Compression of Images

38^th

1995

1996

A.G. Dempster and M.D. Macleod

Variation of FIR Filter Complexity with Order

39^th

1996

1997

Mark N. Martin, Philippe O. Pouliquen, Andreas G. Andreou and Martin Fraeman

Current-mode Differential Logic Circuits for Low Power Digital Systems

40^th

1997

1998

Celestino A. Corral, Claude S. Lindquist and Peter B. Aronhime

Sensitivity of the Band-Edge Selectivity of Various Classical Filters

41^st

1998

1999

E. Alarcon, M. Ianazzo, J. Madrenas, J.M. Moreno, S. Gomariz, F. Guinjoan and A. Povada

Implementation of an Application-Specific Fuzzy Controller by Means of a Mixed-Signal Sequential Architecture

42^nd

1999

2000

Samuel L. San Gregory, Charles Brothers, and David Gallagher

A Fast Low Power Logarithm Approximation with CMOS VLSI Implementation

43^rd

2000

2001

Asad Azam, Dhinesh Sasidaran, Karl Nelson, Gary Ford, Louis Johnson and Michael Soderstrand

Single-Chip Tunable Heterodyne Notch Filters Implemented in FPGA's

44^th

2001

2002

Henry H. Y. Chan and Dr. Zeljko Zilic

Substrate Coupled Noise Reduction

and Active Noise Suppression for Mixed-Signal System-on-a-Chip

45^th

2002

2003

Geoffrey A Williamson and Daniel A. Bailey

Channel Equalization Using Adaptive Subband Filters